





Mercoledì 22.5.2025, alle ore 14:30-16:00 Nell'edificio MO25, Aula P1.4 del DIEF il **Prof. Souvik Mahapatra**,

Department of Electrical Engineering (EE),

Indian Institute of Technology di Bombay (IITB), Bombay, Mumbai,

India

terrà un seminario dal titolo

## A Universal Model for CMOS Logic (BTI, SILC/TDDB, HCD) and NAND Flash Memory (P/E Cycling, DR Loss) Reliability

nell'ambito dei corsi di Laurea e Laurea Magistrale in Ingegneria Elettronica / Electronic Engineering e del Corso di Dottorato in ICT

## Tutti gli interessati sono invitati a partecipare

**Abstract**: Reliability is a key consideration for CMOS logic and NAND flash memory devices. Logic reliability can be classified as aging - where device parameters gradually shift over time or breakdown. Bias Temperature Instability (BTI), Stress Induced Leakage Current (SILC) and Hot Carrier Degradation (HCD) are manifestations of the former, while Time Dependent Dielectric Breakdown (TDDB) is the manifestation of the latter effect. NAND flash reliability primarily concerns charge loss from a programmed level (data retention (DR) loss), which gets accelerated after repeated program/erase (P/E) cycling. In this talk, we will discuss a generic framework of trap generation / passivation and trapping / detrapping, and tie up the showcased against an extensive set of measurement data.

